


PRELIMINARY

# GUAM S1G4 SCHEMATIC DESIGN





<http://pc-120.taobao.com/>

## TABLE OF CONTENTS

[www.aitech1.ru](http://www.aitech1.ru)

<http://pc-120.taobao.com/>

		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>TABLE OF CONTENTS</b>			
Size	Document Number		Rev
Custom	<b>BM5016</b>		1.0
Date:	Thursday, August 05, 2010	Sheet	2 of 54






INTERNAL CLOCK MODE



<http://pc-120.taobao.com>









<http://pc-120.taobao.com/>










<http://pc-120.taobao.com/>

[www.aitech1.ru](http://www.aitech1.ru)

<http://pc-120.taobao.com/>



<b>BITLAND</b>		Billand Information Technology Co., Ltd. Notebook R&D Division	
Title //			
Size C	Document Number <b>BM5016</b>		Rev 1.0
Date: Thursday, August 05, 2010		Sheet	12 of 54












DEL HTPA Soft-Touch Duo Connectors

www.aitech1.ru


















**VDDR\_1.2\_EN:**  
**1 : VDDR = 1.05V 1.75A**  
**0: VDDR = 0.9V 1.25 A (Default)**


Update on rev:1.1







MEM\_VREF\_SUS



		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title		<b>DDR3 SODIMM DECOUPLING</b>	
Size	Document Number	<b>BM5016</b>	Rev 1.0
Custom			
Date:	Thursday, August 05, 2010	Sheet 19	of 54

<http://pc-120.taobao.com/>



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE



NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	6M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

\* RS780 can be used as clock buffer to output two PCIE reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.

R34/R35 (value may change)

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 93R/43R
RS780	1.1V 200R/100R

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock



<http://pc-120.taobao.com/>






MXM3.0 need put the CAP on the motherboard.  
Close to the MXM Slot



MXM3.0 need put the CAP on the motherboard.  
Close to the MXM Slot



Keep the impedance of PCIE lane to 85ohm +/-15%  
Including the A-link



All PCIE lane shou route 8" max for Gen2 connector and max 12" for Gen2 on board devices  
Guam has the Lasso lane over 8" due to the large board, should use shorter lasso calbe for Guam.  
Customer need to follow the MBDG.


DEL PCIE MIDDLE BUS PROBE FOR DEBUG

#### RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

24,26,31,49 A\_RST# >>> R210 0R NB\_RST# IN







Note:Regarding LDT\_STOP# signal,It's required within 40ns skew for both assertion and de-assertion between NB and CPU.



Termination resistors < 1 inch trace



Change B204 to Resistor 3.9R(315003R900G)



PLACE R291, R292 CLOSE TO NB(R291, R292 IS FOR A11 SB800 ONLY)

PART 3 OF 6


CRT/VOUT

PLL PWR



PM

CLOCKS

MIS.





DEL THERMAL SENSOR




DEL  
RS880M UVD DEBUG HEAD  
RS880M JTAG  
8BIT DEBUG HEADER

BITLAND		Bitland Information Technology Co., Ltd.	
Title		RS880M-SYSTEM I/F	
Size	Document Number	Rev	
Custom		1.0	
Date		Thursday, August 05, 2010	Sheet 23 of 54


http://pc-120.taobao.com/





RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC




DEL FAN CIRCUIT

<http://pc-120.taobao.com/>



PLACE THESE PCIE AC  
COUPLING CAPS CLOSE TO U600



J613 CLOSE TO U600

NOTE: SB8XX ONLY SUPPORTS 2 GPP  
PORT 2 AND 3 IS NOT SUPPORTED.



NOTE: The 0R serial resistor on SB CLK pair  
must share Pad with the serial resistor close to U600

FOR EXT GRAPHICS



FOR WIFI

FOR LAN

Updated on Rev2.0













PLACE THESE COMPONENTS CLOSE TO U600, AND  
USE GROUND GUARD FOR 32K\_X1 AND 32K\_X2



SB_GPP GFX_CLK	DEVICE	CLKREQ#	CLK_REQG#
0	//		
1	PE0	1	
2	PE2	2	
3	LAN	3	
4	PE1	4	
5	//	5	
6	PE3	6	
7	//	7	
8	//	8	


SB800 Part 1 of 5



POWER EXPRESS SUPPORT			
PE_GPIO0 MXM RESET	H: Enable		
PE_GPIO1 MXM POWER ENABLE	H: Enable		
PE_GPIO2 MODE SWITCH(BY NB)	H:MXM L:NB		
MDS/HPD0 MXM HOT PLUG			

<http://pc-120.taobao.com/>

DEL WIRELESS RADIO SWIT



USB15	NA
USB14	NA

USB13	NA
USB12	NA
USB11	NA
USB10	NA

USB9	NA
USB8	3G PCIE Mini Slot
USB7	Blue Tooth
USB6	Finger Print
USB5	CAM

USB4	WIFI PCIE MINI SLOT
USB3	USB PORT3
USB2	NC
USB1	USB PORT1
USB0	USB PORT0

Update on rev:1.1

STRAP pin to define

TEST2	TEST1	TEST0	TEST MODE	DESCRIPTION
0	0	0	None	Normal operation
0	0	1	Reserved	Reserved for ASIC debug
0	1	X	Test mode	Enable Test Mode
1	Y	Y	Reserved	Reserved for ASIC debug

SB\_TEST0 R686 NC 2.2K


SB\_TEST1 R711 NC 2.2K

change to NC

SB\_TEST2 R700 NC 2.2K

| SB800 SB\_TEST0,SB\_TEST1,SB\_TEST2 has internal 10K PD.

FOR IMC DEBUG


		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>SB8X0-GPIO/USB/AZ/RGMII</b>			
Size Custom	Document Number <b>BM5016</b>		Rev 1.0
Date: <b>Thursday, August 05, 2010</b>		Sheet <b>27</b> of <b>54</b>	

<http://pc-120.taobao.com/>






PLACE ALL THE DECOUPLING CAPS ON  
THIS SHEET CLOSE TO SB AS POSSIBLE.



To meet SB800 SCL1.02:  
Separate ferrite bead is not  
required for VDDPL\_33\_USB\_S,  
Del B603/600ohm bead.



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



DEL JTAG HEADER

## REQUIRED STRAPS


	AZ_SDOUT	SMSC_CLK	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

www.aitech1.ru

## DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


26 PCI\_AD[27..23] <<>




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


<b>BITLAND</b> Bitland Information Technology Co., Ltd. Notebook R&D Division			
Title	<b>SB8X0-STRAPS</b>		
Size	Document Number	<b>BM5016</b>	Rev 1.0
Custom	Date: Thursday, August 05, 2010	Sheet 30	of 54


http://pc-120.taobao.com/













		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>PARK-XT(Core_GND)</b>			
Size B	Document Number <b>BM5016</b>		Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 33	of 54





1.8V REG

See Databook and Application note table for Voltage and Current requirements for each individual rail.



For M9X-S2/S3, DPx\_VDD10 = 1.1V  
For Park-S3, DPx\_VDD10 = 1.0V

COMPONENTS SHOWN ARE EXAMPLES ONLY  
AND NOT NECESSARILY QUALIFIED





**NOTE:1:** DPx\_VDD18 and DPx\_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx\_PVDD if signal integrity for DP lanes are OK.

**NOTE:2:** DPA\_VDD10 / DPB\_VDD10 and DPE\_VDD10 / DPF\_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

**NOTE:3:** DPx\_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove Decoupling Capacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need atleast 500mA Bead to support join rails.


**NOTE:4:** Do not Install for M9X-S2/S3. INSTALL ONLY for PARK-S3. Other Notes can be apply as well.

		Bitland Information Technology Co., Ltd.	
		Notebook R&D Division	
Title <b>Park-XT(DP Power)</b>			
Size B	Document Number	<b>BM5016</b>	Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 35 of 54	





CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERICC	AUD[1] AUD[0]	0
AUD[1]	HSYN2	0 0 No audio function	0
AUD[0]	VSYN2	0 1 Audio for DisplayPort and HDMI if dongle is detected	X X
		1 0 Audio for DisplayPort only	
		1 1 Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS	
H2SYNC	GENERICC
Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset	
Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset	
GPIO21_BB_EN	




## LVDS Interface




		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>Park-XT(DPEF_ LVDS)</b>			
Size B	Document Number <b>BM5016</b>		Rev 1.0
Date:	Thursday, August 05, 2010	Sheet 37 of 54	



PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO ASIC



## MEMORY INTERFACE




**MAA13**  
For PARK-S3 only  
For M9X-S2/S3 with  
DDR3: this pin is  
not in use.

»»DRAM\_RST 39



DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R

<http://pc-120.taobao.com/>








# SATA HDD Conn.



<b>BITLAND</b>		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>SATA HDD /ODD</b>			
Size B	Document Number	Rev 1.0	
<b>BM5016</b>			
Date:	Thursday, August 05, 2010	Sheet 41 of 54	







www.aitech1.ru


http://pc-120.taobao.com/

### **CRT Connector**







## BLUE TOOTH




## Finger Print



**USB CON.**











[www.aitech1.ru](http://www.aitech1.ru)

<http://pc-120.taobao.com/>

		Bitland Information Technology Co., Ltd. Notebook R&D Division
Title //		
Size Custom	Document Number <b>BM5016</b>	Rev 1.0
Date: Thursday, August 05, 2010	Sheet 50 of	54

www.aitech1.ru





[www.aitech1.ru](http://www.aitech1.ru)

<http://pc-120.taobao.com/>

<b>BITLAND</b> Bitland Information Technonogy Co., Ltd. Notebook R&D Division	
Title <b>pull up resistor</b>	
Size Custom	Document Number <b>BM5016</b> Rev 1.0
Date: Thursday, August 05, 2010	Sheet 52 of 54

www.aitech1.ru

<b>BITLAND</b>		Bitland Information Techonogy Co.,Ltd. Notebook R&D Division	
Title		change history	
Size	Document Number	Rev	
Custom	BM5016	1.0	
Date:	Thursday, August 05, 2010	Sheet	3 of 5



SB 820M

Power on Sequence required:

SB800:

- 1, +3.3VDUAL ramp before +1.1VDUAL
- 2, +3.3V ramp before +1.8v
- 3, +1.8V ramp before +1.1v
- 4, +3.3v ramp before +1.1v
- 5, +3.3VALW\_R ramping down time > 300us
- 6, 50uS <= All power rails except +3.3VALW\_R <= 40ms
- 7, 100uS <= +3.3VALW\_R <= 40ms

RS880:

- 1, 0 < (+3.3V) - (+1.8v) < 2.1
- 2, +1.8V ramp before +1.1v
3. +1.1V ramp before VCC\_NB

各电源PWM/L/MOS选型

POWER	PWM	L	H_GATE	L_GATE
+3.3VDUAL (+3.3V 8A)	TI/TPS51125RGER	HB90479MA0LFE 4.7uH±20% 5.5A 40mD SMD-E 8946 47x3.0mm	30V 11.6A MOS (DS) C22mD (VDS=4.5V)	30V 11.6A MOS (DS) C22mD (VDS=4.5V)
+5VDUAL (+5V 8A)	VQFN24	HB90479MA0LFE 4.7uH±20% 5.5A 40mD SMD-E 8946 47x3.0mm	30V 11.6A MOS (DS) C22mD (VDS=4.5V)	30V 11.6A MOS (DS) C22mD (VDS=4.5V)
VCC_NB (+1.1V 12A)	ISL6228HRTZ-T	HB90109M00LFE 1.0uH ±20% 12A 10mD SMD-E 8947 7x3.0mm	VISHAY/SI4172DY-T1-GE3 3.0A 47/20V 1.0mDx4.5V SO-8P (L)	VISHAY/SI4168DY-T1-GE3 2.0A 47/20V 1.0mDx4.5V SO-8P (L)
VLDI	TOFN28	HB90479MA0LFE 4.7uH±20% 5.5A 40mD SMD-E 8946 47x3.0mm	L/H integrated (待定)	
VDDIO_SUS (+1.8V 11A)	TPS51218 DSB	HB90109M00LFE 1.0uH ±20% 12A 10mD SMD-E 8947 7x3.0mm	VISHAY/SI4172DY-T1-GE3 3.0A 47/20V 1.0mDx4.5V SO-8P (L)	VISHAY/SI4168DY-T1-GE3 2.0A 47/20V 1.0mDx4.5V SO-8P (L)
CPU_VDD_RUN (+1.375V~1.5V 36A)	ISL6265 QFN48	HB90479MA0LFE 4.7uH±20% 5.5A 40mD SMD-E 8946 47x3.0mm	PHASE1 VISHAY/SIR462DP-T1-GE3 3.0A 47/20V 1.0mDx4.5V SO-8P (L)	VISHAY/SIR468DY-T1-E3/GE3(two) 2.0A 47/20V 1.0mDx4.5V SO-8P (L)
CPU_VDDNB_RUN (+1.3V 4A)	ISL6265	HB90479MA0LFE 4.7uH±20% 5.5A 40mD SMD-E 8946 47x3.0mm	PHASE2 VISHAY/SIR462DP-T1-GE3 3.0A 47/20V 1.0mDx4.5V SO-8P (L)	VISHAY/SIR468DY-T1-E3/GE3(two) 2.0A 47/20V 1.0mDx4.5V SO-8P (L)
charger		ISL6251HAZ SSOP24 25_150	AOS/AON7408 10uH±20% ICC=4A DCR Max=71.2mD SMD E 8946 47x3.0mm	AOS/AON7702 2.0A MOS (DS) C1.4mD (VDS=4.5V) SDF=

LDO

VTT	RT9199GP	(+1.8V~+0.75 1.5A)
CPU_VDDA_RUN	APL5508 25DC TRL SOT89-3	(+3.3V~+2.5V 500mA)
+1.8V	APL5930	(+3.3V~+2.5 1.5A)
CPU_VDDR	APL5912	(+1.5V~+1.05V 4A)
+1.1VDUAL	APL5930	(+3.3V~+1.1V 500mA)

SWITCH

INPUT(V)	OUTPUT(V)	MOS
+5VDUAL	+5V	AO4468 (8A)
+3.3VDUAL	+3.3V	AO4468 (8A)
VLDI	+1.1V	J2M9P8R (4A)
CPU_VDDIO_SUS	+1.5V	AO4468 (5A)